How do you plan to solve it?
based on condition
module top_module(input a,output y1,output y2,output y3); assign y1 =a; assign y2 =a; assign y3 =a; endmodule