How do you plan to solve it?
module top_module( input a,output y1,y2,y3// Declare Inputs and outputs here ); wire a1,a2,a3; assign {a1,a2,a3}={a,a,a}; assign {y1,y2,y3}={a1,a2,a3}; // Module functionality here endmodule