2. Fan-Out Wire

How do you plan to solve it?

Used the replication operator to replicate a bit 3 times. assigned it to concatenation of y1, y2 and y3.

module top_module(input a, output y1, y2, y3);
    assign {y1, y2, y3} = {3{a}};
endmodule