How do you plan to solve it?
/*Write your code here*/ module shift8(input [7:0] A,input [2:0] shamt,output [7:0] SHL,output [7:0] SHR); assign SHL=A<<shamt;//(zeros into LSBs) assign SHR=A>>shamt;//(zeros into MSBs) endmodule