How do you plan to solve it?
/*Write your code here*/ module shift8( input [7:0]A,shamt, output [7:0]SHL,SHR ); assign SHL = (shamt==0)?A:A << shamt; assign SHR = (shamt==0)?A:A >> shamt; endmodule