How do you plan to solve it?
module shift8 ( input [0:7]A, input [0:2]shamt, output [7:0]SHL, output [7:0]SHR ); assign SHL = A << shamt; assign SHR = A >> shamt; endmodule