How do you plan to solve it?
module shift8( input [7:0] A, input [2:0] shamt, output [7:0] SHL, SHR ); assign SHR = A >> shamt; assign SHL = A << shamt; endmodule