The memory module activation logic synthesizes an AND operation using OR and XOR gates to satisfy the restricted component constraints. The output evaluates to 1 only when both control signals are high.
Boolean Equation:
Output (Module Active) = (Address Match + Read Enable) ⊕ (Address Match ⊕ Read Enable)