28. NMOS AND Gate

Loading simulator…

The first stage generates NAND logic. The second stage inverts it.

Y = ((A · B)')' = A · B