28. AND Gate using NMOS Transistors

The first stage generates NAND logic. The second stage inverts it.

Y = ((A · B)')' = A · B