5. OR Gate

Write a Verilog module that implements a 2-input OR gate. The output should be 1 if either or both inputs are 1.

Module Name: top_module
Inputs: a, b (1-bit each)
Outputs: y (1-bit)