5. OR Gate

How do you plan to solve it?

/*Write your code here*/
module top_module(
    output y,
    input a,b
);
   or m1(y,a,b);
endmodule