5. OR Gate

How do you plan to solve it?

/*Write your code here*/
module top_module(a,b,y);
input a,b;
output y;
//or (y,a,b);
assign y=a|b;
endmodule