5. OR Gate

 check no of input and output .then which gate symbol used than we assign the input's to output

module top_module(input a,b, output y);
assign y = a |b;
endmodule