5. OR Gate

How do you plan to solve it?

/*Write your code here*/
module top_module(
    a,b,y
);
// declaring input - output
input a,b;
output y;

// code begins

assign y = a | b;

endmodule