How do you plan to solve it?
module top_module (y, a, b); input a, b; output y; assign y= a|b; endmodule