EWskill Home
Verilog
Prev Problem
Next Problem
Login
Verilog
Close menu
Loading...
Task
Discussion
Submissions
Solution
Report
5. OR Gate
All Submissions
Back To All Submissions
Previous Submission
Next Submission
BillakantiTeja
November 18, 2025
Code
/*Write your code here*/ module top_module(a,b,y); input a,b; output y; assign y=a | b; endmodule
Was this helpful?
0
Upvote
Downvote