5. OR Gate

How do you plan to solve it?

created top module with input and output , then i have assigned the output y with bitwise add operator which will add a , b and appear at output y

module top_module(input a , input b , output y);

assign y = a | b;
endmodule