Prev Problem
Next Problem

5. OR Gate

Back To All Submissions
Previous Submission
Next Submission

Solving Approach

How do you plan to solve it?

 

 

Code

module top_module (a,b,y);
input wire a, b; 
output wire y ;
assign y = a | b; 
endmodule 

 

Was this helpful?
Upvote
Downvote