5. OR Gate

How do you plan to solve it?

just solved by learning from quickguide

module top_module(
    input a,
    input b,
    output y
);
assign y=a|b;
endmodule