5. OR Gate

How do you plan to solve it?

/*Write your code here*/
module top_module(input a, b,
                  output y);
    //assign y = (a == 1'b1 || b == 1'b1) ? 1'b1 : 1'b0;
    assign y = a | b;
endmodule