5. OR Gate

How do you plan to solve it?

simple or gate 

/*Write your code here*/
module top_module(input a,input b,output y);
wire a1;
wire b1;
assign a1=a;
assign b1=b;
assign y=a1|b1;
endmodule