How do you plan to solve it?
module top_module(input a , input b , output y); assign y = a|b; endmodule