5. OR Gate

How do you plan to solve it?

here the two inputs of the OR gate (a,b)when the inputs are high(1) the output is also high

module top_module (input a,input b,output y);
assign y  = a|b;
endmodule