5. OR Gate

How do you plan to solve it?

/*Write your code here*/

module top_module(input a , input b , output y);

assign y = a || b;

endmodule