5. OR Gate
Back To All Submissions
Previous Submission
Next Submission
Solving Approach
How do you plan to solve it?
Code
module top_module(input a, input b, output y);
wire w;
assign y = a | b;
endmodule
Was this helpful?
Upvote
Downvote
How do you plan to solve it?
module top_module(input a, input b, output y);
wire w;
assign y = a | b;
endmodule