5. OR Gate

How do you plan to solve?

OR gate : it is the basic gate which we have used continuous assignment

module top_module(
    input a,b,
    output y
);
   assign y = a|b;
endmodule