5. OR Gate

assign (a || b) to y

module top_module (
    input wire a, 
    input wire b,
    output wire y
);

    assign y = a || b;

endmodule