5. OR Gate

How do you plan to solve it?

assign output as result of orring of two inputs

/*Write your code here*/
module top_module (input a, b, output y);
    assign y = a | b;
endmodule