5. OR Gate

Analyse the truth table.

• Output will be high for all cases except when a & b are zero.

/*Write your code here*/
module top_module (
    input a,
    input b,
    output y
);
assign y = a | b;
endmodule