5. OR Gate

How do you plan to solve it?

module top_module (
	input a, // Port declarations
	input b,
	output y
);

   or(y,a,b);
   
endmodule