Prev Problem
Next Problem

5. OR Gate

Back To All Submissions
Previous Submission
Next Submission

Solving Approach

How do you plan to solve it?

 

 

Code

module top_module(input wire a,b,output y);

assign y=b|a;

endmodule    

 

Was this helpful?
Upvote
Downvote