EWskill Home
Verilog
Prev Problem
Next Problem
Login
Verilog
Close menu
Loading...
Task
Discussion
Submissions
Solution
Report
5. OR Gate
All Submissions
Back To All Submissions
Previous Submission
Next Submission
SiddharthNivas
November 29, 2025
Solving Approach
How do you plan to solve it?
Code
module top_module(y,a,b); input a,b; output y; assign y=a|b; endmodule
Was this helpful?
0
Upvote
Downvote