5. OR Gate

How do you plan to solve it?

/*Write your code here*/
module top_module(y,a,b);
output y;
input a,b;
assign  y = a|b;
endmodule