5. OR Gate

How do you plan to solve it?

/*Write your code here*/
module top_module (
    output y , input a , input b
);
assign y = a |b;
endmodule