5. OR Gate

How do you plan to solve it?

/*Write your code here*/
module top_module (
	input a, // Port declarations
	input b,
	output y
);

   // Internal signals (optional)
   wire w;
   
   // Logic description
   assign y = a | b;   // continuous assignment
   
endmodule