5. OR Gate

How do you plan to solve it?

/*Write your code here*/
module top_module(
    input a, b ,
    output y
    );
or g1(y,a,b);
endmodule