5. OR Gate

How do you plan to solve it?

module top_module (
    input wire a,b,
    output wire y
);
    assign y = a | b;
    
endmodule