5. OR Gate

Solving Approach

How do you plan to solve it?

module top_module(input a,b, output y
    // Declare Inputs and outputs here
);
    // Module functionality here
    assign y=(a|b) ;
endmodule

Was this helpful?