5. OR Gate

How do you plan to solve it?

/*Write your code here*/
/*Write your code here*/
module top_module(
    input a,b,
    output reg y
);
always@(a,b) 
y=a|b;
endmodule