5. OR Gate

How do you plan to solve it?

just implmenting the or operation with the inputs and assign to the output.

/*Write your code here*/
module top_module(
    input a,
    input b,
    output y
);

assign y = a|b;

endmodule