5. OR Gate

How do you plan to solve it?

using logical or operator "|"

module top_module
(
    input a,b,
    output y
);
assign y=a|b;
endmodule