5. OR Gate

apply logic expression of OR gate by assign statement.

module top_module(
    input a,b,
    output y
);
    assign y=a|b;
endmodule