5. OR Gate

How do you plan to solve it?

used the logical OR Operator (||).

module top_module(input a, b, output y);
    assign y = a || b;
endmodule