5. OR Gate

Just Assigned a  |  b to the output Y.

module top_module(
    input a,
    input b,
    output y
);
    assign y=a|b;
endmodule;