Prev Problem
Next Problem

5. OR Gate

Back To All Submissions
Previous Submission
Next Submission

Solving Approach

y=a|b;

 

 

Code

module top_module(
    input a,b,
    output y
);
assign y=a|b;
endmodule

 

Was this helpful?
Upvote
Downvote