How do you plan to solve it?
module sr_latch_nor ( input S, input R, output Q, output Qn ); // Write your code here wire w2; assign w2 = S&(~R); assign Q = ~(R|Qn); assign Qn = ~(Q|w2); endmodule