73. SR Latch

How do you plan to solve it?

module sr_latch_nor (
    input  S,
    input  R,
    output Q,
    output Qn
);
wire w2;
assign w2 = (S&(~R));
assign Q =~(R|Qn);
assign Qn=~(w2|Q);
endmodule