How do you plan to solve it?
module sr_latch_nor ( input S, input R, output Q, output Qn ); assign Q = ~(Qn | R); assign Qn = ~(Q | (S & ~R)); endmodule