How do you plan to solve it?
module sr_latch_nor ( input S, input R, output Q, output Qn ); // Write your code here assign Q= ~(R|Qn); assign Qn= ~(Q|(S&~R)); endmodule