How do you plan to solve it?
module sr_latch_nor ( input S, input R, output Q, output Qn ); // Write your code here wire a; assign Q = ~(R | Qn) ; assign Qn = ~((S & ~R) | Q); endmodule